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Abstract: In this article it is presented an FPGA based Multi-Voltage Threshold (MVT) system
which allows of sampling fast signals (1 − 2 ns rising and falling edge) in both voltage and time
domain. It is possible to achieve a precision of time measurement of 20 ps RMS and reconstruct
charge of signals, using a simple approach, with deviation from real value smaller than 10%.
Utilization of the differential inputs of anFPGAchip as comparators togetherwith an implementation
of a TDC inside an FPGA allowed us to achieve a compact multi-channel system characterized by
low power consumption and low production costs. This paper describes realization and functioning
of the system comprising 192-channel TDC board and a four mezzanine cards which split incoming
signals and discriminate them. The boards have been used to validate a newly developed Time-
of-Flight Positron Emission Tomography system based on plastic scintillators. The achieved full
system time resolution of σ(TOF) ≈ 68 ps is by factor of two better with respect to the current
TOF-PET systems.
Keywords: MVT, FPGA, TDC, QDC, data acquisition, TOF-PET
ar
X
iv
:1
70
7.
03
56
5v
1 
 [p
hy
sic
s.i
ns
-d
et]
  1
2 J
ul 
20
17
Contents
1 Introduction 1
2 MVT FPGA based electronics 2
2.1 TRB3 - TDC implementation 2
2.2 MVT front end electronics 2
3 Time and charge measurement 3
4 Differential buffer characteristics 4
5 J-PET detector application 6
6 Conclusion 7
1 Introduction
Development ofmore precise time and chargemeasurementmethodswas always pushed forward due
to new requirements set by a necessity of building more demanding systems for more sophisticated
experiments or devices. In a standard of precise time and charge measurement approach a set of
preamplifiers, comparator chips, Time to Digital Converters (TDC), ASICs and a separate readout
system are used to construct the whole measurement system. Typically readout system is based
on the Field-Programmable Gate Array (FPGA) devices [1]. Such approach leads to complex and
relatively large systems where a high density of measurement channels is hard to achieve.
The first step to merge parts of this system was already made few years ago, when TDC
implementation was performed inside an FPGA device by using adders carry chains as delay
lines [2]. Later this method was improved and over time it was possible to achieve 20 ps RMS [3].
The next step, to compactify measurement systems, was encapsulating an ADC into FPGA using its
LowVoltageDifferential Signalling (LVDS) buffers as comparators [4]. This ADC implementation
was used for sampling slow signals. Further on, MVT device based almost solely on the FPGA
was proposed [5, 6] where in the latter one a coincidence timing resolution of 684 ps FWHM was
achieved. It is worth noting that using an FPGA for MVT improves the compactness of the systems.
Additionally it enables to incorporate in the same FPGA real time algorithms for specific system
requirements. Also it results in less power consumption and finally reduces costs.
Following sections contain description of system components (sec. II), general idea of charge
and time measurements (sec. III), characteristics of FPGA LVDS buffers used as comparators (sec.
IV) and results achieved with a prototype of Jagiellonian Positron Emission Tomograph (J-PET)
detector (sec. V).
In order to have the MVT FPGA based system under full control it was necessary to understand
and check feasibility of usage of the FPGA LVDS buffers as a comparators in such constraints
defined by the TOF-PET application.
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Figure 1. The TDC Readout Board (TRB) consists of the control FPGA placed in the centre and other four
FPGA’s providing 196 TDC channels. On the edges of the board high data rate connectors are located to
directly measure signals or to attach mezzanine cards.
2 MVT FPGA based electronics
A core of presented system consists of two electronic boards. The first one is a base board, so called
TDCReadoutBoard (TRB), with the TDC implementation in the FPGA. It is described in details in
[7] and its architecture foresees additionally a possibility to connect extension boards for dedicated
measurements [8]. The second board, designed by our group, extends the system functionality to
serve as an MVT measurement device.
2.1 TRB3 - TDC implementation
The TRB board (see Figure 1) consists of five Lattice ECP3 FPGAunits. The central FPGAmanages
data flow on the board for both readout and configuration data. The other four edge FPGAs provide
196 TDCs channels - rising and falling edge. The TRB design together with implemented firmware
assures precision of time measurements below 14 ps RMS [7]. The input signals are expected to be
in the LVDS standard. The board can be synchronised with other systems by means of measuring
one common reference time. In this way it is possible to build vast and high channel density systems.
2.2 MVT front end electronics
The MVT electronics incorporate DAC chips LTC2620 from Linear Technology for threshold
settings and passive splitters, which divide incoming analogue signals into four, assuring possibility
of applying four independent thresholds. The scheme of the MVT mezzanine board is shown in
Figure 2. The DAC outputs and passively split signals are directly connected to the FPGA LVDS
buffers which act as comparators. It is simple circuit and follows the idea of having most of MVT
functionality inside the FPGA device.
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Figure 2. Picture of the MVT mezzanine card (left) and block diagram which represents its functionality
(right). The MVT board has 16 channels where analogue signals are split into four with passive splitters and
together with threshold voltage signals generated by DAC are passed to the FPGA LVDS buffers.
3 Time and charge measurement
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Figure 3. The method of signal sampling described in this article. Sampling on different voltage levels
allows to determine more precisely the start time of the signal and its charge. It may be done by fitting a curve
which describes the shape of the signal using either the method of library of synchronised model signals [9]
or by more advanced methods as e.g. the signal shape reconstruction by means of the compressive sensing
theory [10, 11].
The electronics enables sampling of a measured signal and hence facilitates its reconstruction
with a relatively high accuracy by application of the compressing sensing theory [10, 11]. The
thresholds for the measurements have to be adjusted with dedicated DAC’s to cover the voltage range
spanned from the base line level to a maximum signal amplitude (see Figure 3). The comparison of
the predefined threshold with the incoming signal is performed by means of FPGA LVDS buffers,
described in details in the next section. Once the signal crosses the threshold a logical signal
inside an FPGA is changing and the corresponding time is measured in TDC. The time determined
from the crossing of the lowest threshold (1) allows to estimate a start time of the signal. The
times measured at higher thresholds (2,3,4) may be used to improve the precision of the start time
determination e.g. by the reconstruction of the full signal waveform [11] or by a fit of a proper
function to measured points on the rising edge of the signal (either in real time in the FPGA or in
the off-line analysis).
To demonstrate the capability of the charge measurement of fast signals a test signal from
generator was sampled both by the oscilloscope with time interval of 50 ps (Lecroy SDA6000A)
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Figure 4. The charge of the signal as a function of the amplitude. Triangles denote the charge (before
splitting) reconstructed using the method described in the text, and squares indicate the charge measured
using the Serial Data Analyzer (Lecroy SDA6000A).
and by the presented system. Signal had 0.9 ns rise and fall time and was kept for 0.7 ns high. Its
amplitude was changed from 0.2 V to 3 V. Since signal was split into four and was terminated with
50 Ω its signal amplitude on the LVDS buffers was around 6 times smaller and it was ranging from
0.03 to 0.5 V. The corresponding DAC thresholds were set to 37, 67, 97, 127 mV. The smallest
signal (0.03V) is still visible due to the intrinsic FPGA LVDS buffer character. The threshold value
set in DAC is seen in the FPGA LVDS buffer with up to 20mV shift. Influence of this shift can
be calibrated for the final system. In order to establish a reference value the area under a signal,
translated then into charge, was measured with the oscilloscope (see Figure 4 - squares). Next the
signal of the same shape was sampled by the MVT-TRB system and a Gaussian function was fit to
measured points (time and corresponding threshold) and again the charge was calculated (Figure
4 - triangles). Uncertainties of this measurements were calculated as the standard deviation of the
Gaussian fit to the measured signal. They varied between 3 and 7 % except that for small (< 0.5
V) and high (> 3 V) amplitudes it reached 16 %. It has to be emphasised that for this simplified
method there is still a room to reduce the uncertainty of charge measurement by the optimization of
the threshold values and better choice of the fit function which would properly describe the shape
of the measured signals.
The development and the choice of the method are beyond the scope of this article, and the
interested reader is referred e.g. to reference [11]. Here, the most important was to demonstrate
that the reconstructed charge follows the real charge measured with the oscilloscope with a decent
precision.
4 Differential buffer characteristics
In ECP3 Lattice FPGAs an LVDS buffer (work in a voltage range from 0 to 2 V) is used normally
for a data transfer. Therefore, in order to check if it is possible to use these buffers as analogue
comparators a set of measurements were carried out for various voltages and slew rates. The results,
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Figure 5. The average precision of the time difference measurement as a function of a threshold level and
slew rate.
shown in Figure 5, represent achieved time measurement precision (RMS) of the time difference
between two channels as a function of a threshold level for pulses with various slew rates.
As it can be seen when slew rate is decreasing the time measurement precision worsens. This
kind of behaviour is expected since for slower signals it is more uncertain when the LVDS buffer
will switch from one logical level to the other. It can also be noticed that the resolution depends on
the threshold level. For the threshold below 200mV aworsening of the quality of timemeasurement
is clearly visible. One should add that there is no data delivered from the producer of the FPGA
about this type of measurements and hence it can be only guessed that it is most likely related to
the internal properties of LVDS buffers. However, the most importantly contribution to the overall
measurement precision is very good and should be below 70 ps RMS when shifting the base line
of negative pulses coming from TOF-PET to 2 V. This is done on the MVT mezzanine board. The
70 ps RMS time measurement precision is the worst case scenario it deals with a slowest expected
J-PET PMT signal. For signals where rise time is above 0.5 V/ns it reaches ≈ 30 ps RMS (≈ 20 ps
RMS per channel). It is close to the intrinsic TRB TDC measurement precision.
It is necessary to emphasize some other consequences of using FPGA LVDS buffers as com-
parators. When signal is just crossing barely the threshold the precision of measured time is worsen,
this applies to all types of comparators but it is more visible in case of an FPGA LVDS buffer.
However we are not worried that it will worsen an overall performance of our system. The J-PET
system was designed for signals which amplitudes are larger then 200 mV. Additionally we did
observe that if signal is shorter than ≈ 100 ps there is a possibility that it will not be detected at the
LVDS buffer. It is a quite extreme situation and it only applies when signal just barely crosses the
threshold. In case of the J-PET detector the signal width amounts at least 2 ns.
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Figure 6. The model of two layer version of the J-PET detector.
5 J-PET detector application
One of the MVT FPGA basic applications is the measurement of fast signals coming from the
plastic scintillators of the TOF-PET detector being developed by the J-PET collaboration [12–15].
In Figure 6 the schematic view of the J-PET detector is shown. The J-PET prototype consists
of 196 scintillators arranged in the form of two cylindrical layers, with a diameter of about 80 cm
[16–18] Figure 6. Figure 7 shows schematically a two layer version of the possible arrangement
of the J-PET detector. Each scintillator is read-out at both sides by means of photomultipliers
(PMT) and signals from each PMT are sampled at four different levels (both rising and falling
edges). Additionally, based on the reconstructed signal shape [11] an estimation of deposited
energy (proportional to a signal charge) in the scintillator will be possible. This information will
be used to suppress background originating from events where the gamma quantum are scattered
in the patient’s body [13].
In order to investigate potential of the presented MVT technique a detector set-up shown in
Figure 7 has been used. It consisted of 20 mm long plastic sintillator bars (BC-420) [19] with
cross section of (5 × 19 mm2). Both side of the detector have been read-out by PMT tubes
from Hamamatsu (R4998) [20] connected to the electronic readout described in this article. A
22Na collimated source has been used to illuminate middle part of the detector. Figure 8 shows
distribution of the time difference between two signals arriving from both ends of the detector
and triggered by the trigger scintillator. The triggering and collimation ensured that only 511 keV
gamma quanta, relevant for the positron emission tomography, were selected [14]. The times of
signals arrival were determined at the rising edge for the lowest applied threshold only. Thus, it
is expected that using time stamps determined at other thresholds should further improve the time
resolution, as discussed above and as described e.g. in reference [11]. In this work it is demonstrated
yet another method to improve a time resolution. The right figure shows the distribution of the time
difference after corrections for the walk effect resulting from a time dispersion due to the variation
of the signal amplitude. Applied corrections were calculated based on linear fit to a function of
the measured time difference between two MVT channels (with the same level of threshold) and
the width of the signal determined from time over the threshold. The slope of this fit (a) was
used to recalculate measured time: tcorrected = tmeasured − width · a. The achieved resolution of
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Figure 7. Experimental setup used to test the performance of the J-PET detector with the electronic readout
described in this article. The detailed description is in the text.
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Figure 8. Distribution of the difference between times recorded at the lowest threshold for the rising edge of
signals from the left and right photomultipliers. Before (left) and after (right) time walk correction.
σ(∆t) = σ(tle f t − tright ) = 95 ps implies that the resolution of hit-time determination amounts
to σ(thit ) = σ((tle f t + tright )/2) ≈ 48 ps and as a consequence the measurement precision of the
time difference between two detectors is equal to about σ(TOF) = 68 ps. This result proves that
a significant improvement of time measurement precision is possible with respect to the current
TOF-PET systems with the best σ(TOF) ≈ 147 ps [21].
6 Conclusion
In this paper a compact system based on FPGAs for the fast signals sampling utilising MVT
technique has been presented. The measurement sub-system consist of 192 TDC channels which
allow to analyse 48 TOF-PET modules signals. These by means of measuring a time when PMT
signal is crossing four pre-defined thresholds (four for each channel).
Its advantages are: simplified electronic circuit, reduced power consumption, low costs, front-
end electronics merged with digital electronics and more compact final design. It has been shown
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that the combination of FPGALVDS buffers acting as comparators with the implementation of TDC
inside FPGA provides a very good performance in terms of the time resolution and reconstruction
of the signal charge. It has been demonstrated that intrinsic MVT TDC channel precision is on the
level of 20 to 70 ps for a single channel and depends on a measured signal slope. Additionally it is
shown that the charge of the signals can be determined with the fractional precision better than 10%.
When used as a readout for the developed J-PET detector, it was possible to achieve Time-of-Flight
resolution of σ(TOF) ≈ 68 ps which is by about a factor of two better with respect to the resolution
of the current TOF-PET tomography systems [21].
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